veyepar: GNU Radio Hardware Acceleration on Xilinx Zynq

State:
Locked:	clear this to unlock
Locked by:	user/process that locked.
Start:	initially scheduled time from master, adjusted to match reality
Duration:	length in hh:mm:ss
Name:	Video Title (shows in video search results)
Emails:	email(s) of the presenter(s)
Released:	has someone authorised pubication
Normalise:
Channelcopy:	m=mono, 01=copy left to right, 10=right to left, 00=ignore.
Thumbnail:	filename.png
Description:	<p>Although some of the currently available SDRs come with means of adding FPGA based acceleration to boost performance, almost nobody is making use of them. One of several reasons for that is, that the learning curve is quite steep for a beginner.</p> <p>This talk will briefly describe a way to add hardware acceleration to Zynq based SDRs, that has already been successfully used in Jonathon Pendlum's GSoC project.</p> <p>I'll give an overview of where we are at the moment, what the development experience right now is like, what parts are still missing, and what I'm planning on adding.</p> markdown
Comment:	production notes

2014-02-02/13_53_02.dv Apply: 14:53:02 - 15:16:34 ( 00:23:32 ) S: 14:53:02 - E: 15:16:34 D: 00:23:32 show more...

vlc ~/Videos/veyepar/fosdem/fosdem_2014/dv/AW1125/2014-02-02/13_53_02.dv :start-time=00.0 --audio-desync=0

2014-02-02/14_16_34.dv Apply: 15:19:01 - 15:47:42 ( 00:28:41 ) S: 15:16:34 - E: 15:47:54 D: 00:31:20 (Start: 2:27) (End: 31:08) show more...

vlc ~/Videos/veyepar/fosdem/fosdem_2014/dv/AW1125/2014-02-02/14_16_34.dv :start-time=0147.0 --audio-desync=0

Rf filename:	root is .../show/dv/location/, example: 2013-03-13/13:13:30.dv
Sequence:
get this:	check and save to add this