veyepar: SymbiFlow - The next generation FOSS FPGA toolchain

Author(s):	Tim 'mithro' Ansell
Location	A2
Date	jan Thu 24	Days Raw Files
Start	11:35	First Raw Start	11:09
Duration	0:45:0	Offset	0:25:27
End	12:20	Last Raw End	12:39
Chapters	00:00 0:04:16 0:34:15
Total cuts_time	45 min.

https://2019.linux.conf.au/schedule/presentation/140/
raw-playlist raw-mp4-playlist encoded-files-playlist host public tweet mp4 svg png

assets release.pdf SymbiFlow_The_next_generation_FOSS_FPGA_toolchain.json
logs
Admin: episode episode list cut list raw files day marks day marks day image_files

State:

Locked:

clear this to unlock

Locked by:

user/process that locked.

Start:

initially scheduled time from master, adjusted to match reality

Duration:

length in hh:mm:ss

Name:

Video Title (shows in video search results)

Emails:

email(s) of the presenter(s)

Released:

has someone authorised pubication

Normalise:

Channelcopy:

m=mono, 01=copy left to right, 10=right to left, 00=ignore.

Thumbnail:

filename.png

Description:

markdown

[SymbiFlow](http://symbiflow.github.io) aims to be the "GCC of FPGAs" - a fully open source project which supports multiple FPGAs from multiple different vendors.

Due to their reconfigurable nature, FPGAs make hardware problems into software problems and enable anyone to building custom integrated circuits. This means you could create *your* ideal microcontroller, not what some manufacturer *thinks* you want. You can have the *exact* right set of peripherals including as many SPI, I2C or CAN as you want!

The FPGA innovation has been around since 1980s but has previously require getting giant closed source proprietary black boxes from the FPGA vendor (10 gigabytes or more!). Thanks to SymbiFlow this is no longer the case!

SymbiFlow currently supports the Lattice iCE40, Lattice ECP5 and Xilinx 7 series FPGAs. This presentation will give you an update on the current status of the project. What currently works, the future roadmap and how you can help with the project.

Come find out about how a small group of hobbyists are changing the world of FPGA development!

Comment:

production notes

2019-01-24/11_09_33.ts Apply: 11:28:00 - 11:35:17 ( 00:07:17 ) S: 11:09:33 - E: 11:39:33 D: 00:30:00 (Start: 1107.0) (End: 1544.0) show more...

vlc ~/Videos/veyepar/lca/lca2019/dv/a2/2019-01-24/11_09_33.ts :start-time=01107.0 --audio-desync=0

	Raw File	Cut List
	11:09:33		seconds: 1107.0 Wall: 11:28:00
Duration	00:30:00
	11:39:33		seconds: 1544.0 Wall: 11:35:17
Comments:
mp4 mp4.m3u	dv.m3u	Split: Sequence:: delete