Hi user
Admin Login:
Loc: #604 b45r230
id seq startend duration state episode.name episode.authors released
15356 0 Fri 19 09:20 09:40 00:20:00 10 Caster: An Open-source E-Ink Controller Wenting Zhang True Y
15357 1 Fri 19 09:40 10:00 00:20:00 10 Teaching Modern EDA using a Tapeout-Centric University Course Anish Singhani True Y
15358 2 Fri 19 10:20 10:40 00:20:00 10 CedarEDA for open source silicon Keno Fischer True Y
15359 3 Fri 19 10:40 11:00 00:20:00 10 Cohort: Software-Oriented Acceleration for You, Me, and Our Heterogeneous SoCs Nazerke Turtayeva True Y
15361 5 Fri 19 10:53 11:13 00:20:00 10 Towards Cycle-accurate Simulation of xBGAS Jie Li True Y
15360 4 Fri 19 11:00 11:20 00:20:00 10 Towards xBGAS on CHERI: Examining the Benefits of a Secure Distributed Architecture Mert Side True Y
15362 6 Fri 19 12:40 13:00 00:20:00 10 Artifact Evaluation for the Field Programmable Gate Array Community Miriam Leeser True Y
15363 7 Fri 19 13:00 13:20 00:20:00 10 Chisel 6 and beyond Jack Koenig True Y
15364 8 Fri 19 13:20 13:40 00:20:00 10 MRPHS: Enabling Transaction-level Deductive Formal Verification Through PDVL Tobias Strauch True Y
15365 9 Fri 19 14:20 14:40 00:20:00 10 Architecture 2.0: Toward Open Source Foundation Models and Datasets for Hardware Design Vijay Janapa Reddi, Shvetank Prakash True Y
15366 10 Fri 19 14:40 15:00 00:20:00 10 Riding The Wave: Building Wave Pipelines in FPGAs Rice Shelley True Y
15367 11 Fri 19 15:00 15:20 00:20:00 10 Giving Students A Byte of Open-Source: Advancing Hardware Education Ethan Sifferman True Y
15368 12 Fri 19 15:40 16:00 00:20:00 10 Open-source resources for learning the Bluespec HL-HDLs Rishiyur Nikhil True Y
15369 13 Fri 19 16:00 16:20 00:20:00 10 PyHDL-IF: An Easy-to-Use Python/HDL Cross-Calling Interface Matt Ballance True Y
15370 14 Sat 20 09:00 09:20 00:20:00 10 Open source RTL verification with Verilator Karol Gugala True Y
15371 15 Sat 20 09:20 09:40 00:20:00 10 Sonata: A development platform to enable exploring the use of CHERI for embedded applications Hugo McNally True Y
15372 16 Sat 20 09:40 10:00 00:20:00 10 Transparent Checkpointing for Fault Tolerance in RISC-V Aayushi Gautam True Y
15373 17 Sat 20 10:20 10:40 00:20:00 10 HDLAgent, Enhancing Hardware Language in the age of LLMs Jose Renau True Y
15374 18 Sat 20 10:40 11:00 00:20:00 10 Spade: An HDL Inspired By Modern Software Languages Frans Skarman True Y
15375 19 Sat 20 11:00 11:20 00:20:00 10 Switchboard: Calling All Hardware Models Steven Herbst True Y
15376 20 Sat 20 12:20 12:40 00:20:00 10 From an Open-Source ISA to Open-Source HW to Open-Source Silicon Luca Bertaccini True Y
15377 21 Sat 20 12:40 13:00 00:20:00 10 Open Source Hardware: Hacking Silicon for Fun (instead of profit) Troy Benjegerdes True Y
15378 22 Sat 20 13:00 13:20 00:20:00 10 A History of TL-Verilog Google Summer of Code Projects under FOSSi Foundation Steve Hoover True Y
15379 23 Sat 20 13:20 13:40 00:20:00 10 UMI: Universal Memory Interface Andreas Olofsson True Y
15380 24 Sat 20 14:20 14:40 00:20:00 10 ABC: The Way It Should Have Been Designed Alan Mishchenko True Y
15381 25 Sat 20 14:40 15:00 00:20:00 0 BYOL (Build Your Own Linter) – UVMLint for IEEE-UVM core code development Ajeetha Kumari Venkatesan True
15382 26 Sat 20 15:00 15:20 00:20:00 10 Beyond EDA lies Edalize Olof Kindgren True Y
15383 27 Sat 20 15:40 16:00 00:20:00 10 RF Front-end receiver design for 2.4GH/5GHz WiFi application Jabeom Koo True Y
15384 28 Sat 20 16:00 16:20 00:20:00 10 CACE Study: Open source analog and mixed-signal design flow Tim Edwards True Y
15385 29 Sat 20 16:20 16:40 00:20:00 10 IHP Open Source PDK: Announcement, Setup, Current State and Experiences, and look ahead Frank Vater True Y
15386 30 Sat 20 16:40 17:00 00:20:00 10 Tiny Tapeout: custom silicon open to all Pat Deegan True Y
Loc: #603 VenCaf
id seq startend duration state episode.name episode.authors released
15393 6 Fri 19 18:00 18:03 00:3:00 0 CitizenSilicon: towards an open-source Czochralski furnace for Si growth Max Aalto True
15392 5 Fri 19 18:00 18:03 00:3:00 0 Building an Ecosystem for Hardware Generators Rachit Nigam True
15387 0 Fri 19 18:00 18:03 00:3:00 0 Application of AI-computer vision based software Max Faramarzi True
15394 0 Fri 19 18:14 18:17 00:3:00 10 Tim's Silicon Presentations Tim Ansell True Y
15395 1 Fri 19 18:18 18:21 00:3:00 10 Surfer - An Extensible and Snappy Waveform Viewer Frans Skarman True Y
15391 4 Fri 19 18:21 18:24 00:3:00 10 Clean up your EDA flows with tclint Noah Moroze True Y
15388 1 Fri 19 18:24 18:27 00:3:00 10 Attempts to design hardware using dafny Ben Reynwar True Y
15396 2 Fri 19 18:27 18:30 00:3:00 10 Zeno: An Open-Source Scalable Capability-Based Secure Architecture Alan Ehret True Y
15389 2 Fri 19 18:29 18:32 00:3:00 10 Accelerating Hardware Design with Custom GPTs Prakash Shvetank True Y
15390 3 Fri 19 18:32 18:35 00:3:00 10 OSHHISS Open Source for Hybrid Hetrogenous Integrated Semiconductor Systems John Goodenough True Y
15397 3 Fri 19 18:35 18:38 00:3:00 10 Where Community Powers Innovation Mohamed Kassem True Y
15398 4 Fri 19 18:40 18:43 00:3:00 10 CoreScore like never before Olof Kindgren True Y
15399 5 Fri 19 18:43 18:46 00:3:00 10 ChipWhisperer: Past & Future of a FPGA-based Research Tool Jean-Pierre Thibault True Y
15400 31 Fri 19 19:07 19:08 00:00:20 0 clock ck None Y

Veyepar Video Eyeball Processor and Review