veyepar: Create hardware with FPGAs, Linux and Python (Project Miniconf)

Author(s):	TimVideos.us HDMI2USB.tv Project and Enjoy Digital, Jim Mussared
Location	Large POD Room CB11.04.400
Date	jan Tue 23	Days Raw Files
Start	10:45	First Raw Start	error-in-template
Duration	0:405:0	Offset	None
End	17:30	Last Raw End
Chapters
Total cuts_time	None min.

http://lca2018.linux.org.au/schedule/presentation/2/
raw-playlist raw-mp4-playlist encoded-files-playlist mp4 svg png

assets release.pdf Create_hardware_with_FPGAs_Linux_and_Python_Project_Miniconf.json
logs
Admin: episode episode list cut list raw files day marks day marks day image_files

State:

Locked:

clear this to unlock

Locked by:

user/process that locked.

Start:

initially scheduled time from master, adjusted to match reality

Duration:

length in hh:mm:ss

Name:

Video Title (shows in video search results)

Emails:

email(s) of the presenter(s)

Released:

has someone authorised pubication

Normalise:

Channelcopy:

m=mono, 01=copy left to right, 10=right to left, 00=ignore.

Thumbnail:

filename.png

Description:

markdown

In 2005 the Love-Rusty 3000 was a state of the art crypto accelerator. Developed by the infamous Robert Love & Rusty Russell, it was the talk of Linux.conf.au 2005. Many intrepid kernel hackers spent much of the conference developing a Linux driver for the advanced feature set[1].

Sadly in 2018 the hardware is no longer available, the innovative & advanced feature set can no longer inspire new Engineers. This doesn't have to be the end thanks to the development of low cost and accessible FPGA hardware. You **can** help resurrect this jewel of a device to inspire the next generation! What was old is new again!

The [Migen tooling developed by M-Labs](https://m-labs.hk/gateware.html) when extended by [EnjoyDigital's litex ecosystem](http://www.enjoy-digital.fr/) enables creation of "System on Chip" (SoCs) that can run Linux. Using a Python based HDL[2] combined with open CPUs[3] cores, the complete source code available under open source licenses.

This technology has been used in everything from custom mobile phone base stations, [quantum mechanics physics experiments](https://m-labs.hk/artiq/index.html) and is even the basis for the [TimVideos HDMI2USB project](https://hdmi2usb.tv) which is currently being used to record Linux.conf.au!

During the day we will take you through the following;

* Creating your own SoC using Python based Migen and litex.
 * Running your SoC on an FPGA and booting into Linux.
 * Creating a peripheral providing the Love-Rusty 3000 feature set and adding to your SoC.
 * Controlling your new peripheral from Linux.

This will all be done without ever directly touching a single line of Verilog or VHDL. No experience in either of these languages is required!

While this tutorials aims to be as accessible as possible, only so much can be covered in a day. For this reason attendees are required to;

* Have strong programming experience. Python and C will be in heavy use.
 * Have compiled and customized their own Linux kernel. 
   *(Experience with Linux Kernel development is a definite plus!)*
 * Must do the prework at http://XXXXX before the tutorial. 
   *(Anyone who hasn't done the pre-work will be asked to leave.)*
 * Understanding of how a CPU operates.
   *(Understanding what CSR registers and "memory mapped IO" are a plus.)*

This tutorial requires hardware to complete, you must have the following;

* An FPGA development board on the list at http://XXXX -- A number of loaner boards are available, contact mithro@mithis.com
 * You **must** have a fast, modern, laptop running Ubuntu 14.04 LTS or a version later than 16.04
    Linux in a VM on Mac OS X can be problematic.

[1]: https://linux.org.au/conf/2005/abstractb2b1.html?id=296
[2]: Hardware description language
[3]: Like any of Pico RISC V, OpenRISC 1K, LatticeMicro32 or J2 open processor.

Comment:

production notes