

start: **13:30**

end: **13:50**

Len: 00:20:00

id: 152

set page 1 of 36

FireSim: A Scalable Platform for FPGA-Accelerated Simulation, Debugging, Profiling of RTL Designs

Sagar Karandikar

FireSim: A Scalable Platform for FPGA-Accelerated Simulation, Debugging, Pr

Sagar Karandikar

start: **14:00** end: **14:20**

Len: 00:20:00 id: 152

set page 2 of 36

bsg_tag: A minimal open-source ASIC configuration bus

Dan Petrisko

bsg_tag: A minimal open-source ASIC configuration bus

Dan Petrisko

start: **15:00** end: **15:20**

Len: 00:20:00 id: 152

set page 3 of 36

OmniXtend: coherent scaleout over commodity fabrics

Dejan Vucinic

OmniXtend: coherent scaleout over commodity fabrics

Dejan Vucinic

start: **15:30** end: **15:50**

Len: 00:20:00 id: 152

set page 4 of 36

Hammer: A Modular and Reusable Physical Design Flow Tool

Nayiri Krzysztofowicz

Hammer: A Modular and Reusable Physical Design Flow Tool

Nayiri Krzysztofowicz

start: **16:00** end: **16:20**

Len: 00:20:00 id: 152

set page 5 of 36

CIRCT: Open Source Circuit IR Compilers and Tools

Mike Urbach

CIRCT: Open Source Circuit IR Compilers and Tools

Mike Urbach

start: **17:00** end: **17:20**

Len: 00:20:00 id: 152

set page 6 of 36

Accelerating Chisel Development

Jack Koenig

Accelerating Chisel Development

Jack Koenig

start: **17:30** end: **17:50**

Len: 00:20:00 id: 152

set page 7 of 36

Open-Source HW Commercial Adoption

Rick O'Connor

Open-Source HW Commercial Adoption

Rick O'Connor

start: **08:30** end: **08:50**

Len: 00:20:00 id: 152

set page 8 of 36

A UCSC Professor's path through Open-Source Hardware

Jose Renau

A UCSC Professor's path through Open-Source Hardware

Jose Renau

start: **08:55** end: **09:15**

Len: 00:20:00 id: 152

set page 9 of 36

So You Want to be an Open Sourcerer?

Dustin Richmond

So You Want to be an Open Sourcerer?

Dustin Richmond

start: **08:55** end: **09:15**

Len: 00:20:00 id: 152

set page 10 of 36

If You Build It, Who Will Come?

Scott Beamer

If You Build It, Who Will Come?

Scott Beamer

start: **09:20**

end: **09:40**

Len: 00:20:00

id: 152

set page 11 of 36

Yet Another UCSC Professor's path through Open-Source Hardware

Matt Guthaus

Yet Another UCSC Professor's path through Open-Source Hardware

Matt Guthaus

start: **09:45**

end: **10:05**

Len: 00:20:00

id: 152

set page 12 of 36

Tapeout-in-a-Semester: The Organization of Berkeley's Tapeout Course

Jerry Zhao

Tapeout-in-a-Semester: The Organization of Berkeley's Tapeout Course

Jerry Zhao

start: **10:10** end: **10:30**

Len: 00:20:00 id: 152

set page 13 of 36

Fearless Hardware Design

Rachit Nigam

Fearless Hardware Design

Rachit Nigam

start: **11:00** end: **11:20**

Len: 00:20:00 id: 152

set page 14 of 36

Minimax - a Compressed-First, Microcoded RISC-V CPU

Graeme Smecher

Minimax - a Compressed-First, Microcoded RISC-V CPU

Graeme Smeche

start: **11:30** end: **11:50**

Len: 00:20:00 id: 152

set page 15 of 36

Open Source Brain-Inspired Neuromorphic Software and Hardware

Jason Eshraghian

Open Source Brain-Inspired Neuromorphic Software and Hardware

Jason Eshraghian

start: **12:57**

end: **13:00**

Len: 00:3:00

id: 152

set page 16 of 36

Gdsfactory, an Open Source python flow for circuit design, verification and validation

Joaquin Matres

Gdsfactory, an Open Source python flow for circuit design, verification and vali

Joaquin Matres

Veyepar: TalkSigns.rfxml

start: **13:00**

end: **13:03**

Len: 00:3:00

id: 152

set page 17 of 36

RISu064 - An in-order non-blocking dual-issue RISC-V 64 processor

Wenting Zhang

RISu064 - An in-order non-blocking dual-issue RISC-V 64 processor

Wenting Zhang

start: **13:03**

end: **13:06**

Len: 00:3:00

id: 152

set page 18 of 36

SimCommand: A High-Performance RTL Testbench API with Fork/Join Support

Vighnesh Iyer

SimCommand: A High-Performance RTL Testbench API with Fork/Join Support

Vighnesh Iyer

start: **13:06**

end: **13:09**

Len: 00:3:00

id: 152

set page 19 of 36

A radically simple 1-bit single-die "supercomputer"

James Bowman

A radically simple 1-bit single-die "supercomputer"

James Bowman

start: **13:09** end: **13:12**

Len: 00:3:00

id: 152

set page 20 of 36

All Your OSS Codebase Are Belong To Us

Oron Port

All Your OSS Codebase Are Belong To Us

Oron Port

start: **13:12** end: **13:15**

Len: 00:3:00

id: 152

set page 21 of 36

A Modular Approach to Variable Pipeline Depth Designs

Peter Herrmann

A Modular Approach to Variable Pipeline Depth Designs

Peter Herrmann

start: **13:15** end: **13:18**

Len: 00:3:00

id: 152

set page 22 of 36

Open-source Hardware for Real-Time Applications

Francisco Wilken

Open-source Hardware for Real-Time Applications

Francisco Wilken

start: **13:18** end: **13:21**

Len: 00:3:00

id: 152

set page 23 of 36

An open-source robotics applications interface

Nikita Klimov

An open-source robotics applications interface

Nikita Klimov

start: 13:21

end: 13:24

Len: 00:3:00

id: 152

set page 24 of 36

DSAGEN: Democratizing Domain-Specific Accelerator Generation for FPGA Overlays

Dylan Kupsh

DSAGEN: Democratizing Domain-Specific Accelerator Generation for FPGA O

Dylan Kupsh

start: **13:24** end: **13:27**

Len: 00:3:00

id: 152

set page 25 of 36

Educational Framework for Functional Verification

Matthew Michilot

Educational Framework for Functional Verification

Matthew Michilot

start: **13:27** end: **13:30**

Len: 00:3:00

id: 152

set page 26 of 36

Using CVA6 in Architecture Education

Ethan Sifferman

Using CVA6 in Architecture Education

Ethan Sifferman

start: **13:30**

end: **13:50**

Len: 00:20:00

id: 152

set page 27 of 36

Open tools for an open standard: Control/status register automation using SystemRDL

Alex Mykyta

Open tools for an open standard: Control/status register automation using Syst

Alex Mykyta

start: **14:00** end: **14:20**

Len: 00:20:00 id: 152

set page 28 of 36

Goodbye Make, Hello SiliconCompiler!

Andreas Olofsson

Goodbye Make, Hello SiliconCompiler!

Andreas Olofsson

start: **15:00** end: **15:20**

Len: 00:20:00 id: 152

set page 29 of 36

Chipyard: An Open-Source RISC-V SoC Design Framework

Abraham Gonzalez

Chipyard: An Open-Source RISC-V SoC Design Framework

Abraham Gonzalez

start: **15:30** end: **15:50**

Len: 00:20:00 id: 152

set page 30 of 36

SVA based Checker IP in Verilator

Balram, Srinivasan Venkataramanan

SVA based Checker IP in Verilator

Balram, Srinivasan Venkataramanan

start: **16:00**

end: **16:20**

Len: 00:20:00

id: 152

set page 31 of 36

Quality of Life with Virtual Prototypes - Open Source Tools in the Ecosystem of the RISC-V VP

Pascal Pieper

Quality of Life with Virtual Prototypes - Open Source Tools in the Ecosystem of

Pascal Pieper

start: **09:00**

end: **09:20**

Len: 00:20:00

id: 152

set page 32 of 36

Constellation: A Open-Source Chisel Generator for Network-on-Chip Interconnects

Jerry Zhao

Constellation: A Open-Source Chisel Generator for Network-on-Chip Interconn

Jerry Zhao

start: **09:30**

end: **09:50**

Len: 00:20:00

id: 152

set page 33 of 36

SystemVerilog-Style Constraints and Functional Coverage in Python

Matthew Ballance

SystemVerilog-Style Constraints and Functional Coverage in Python

Matthew Ballance

start: **10:00** end: **10:20**

Len: 00:20:00 id: 152

set page 34 of 36

OpenROAD - Turning Designs into Optimized Silicon

Matt Liberty

OpenROAD - Turning Designs into Optimized Silicon

Matt Liberty

start: **11:00** end: **11:20**

Len: 00:20:00 id: 152

set page 35 of 36

Space - Opportunities, Challenges for Open Source Community

CHINH LE

Space - Opportunities, Challenges for Open Source Community

CHINH LE

start: **11:00** end: **11:20**

Len: 00:20:00 id: 152

set page 36 of 36

Online Waveform viewer. Why do we need one?

Aliaksei Chapyzhenka

Online Waveform viewer. Why do we need one?

Aliaksei Chapyzhenka