Hi user
Caster: An Open-source E-Ink Controller - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Caster_An_Opensource_EInk_Controller.mp4.wav.png)
Teaching Modern EDA using a Tapeout-Centric University Course - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Teaching_Modern_EDA_using_a_TapeoutCentric_University_Course.mp4.wav.png)
CedarEDA for open source silicon - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/CedarEDA_for_open_source_silicon.mp4.wav.png)
Cohort: Software-Oriented Acceleration for You, Me, and Our Heterogeneous SoCs - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Cohort_SoftwareOriented_Acceleration_for_You_Me_and_Our_Heterogeneous_SoCs.mp4.wav.png)
Towards Cycle-accurate Simulation of xBGAS - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Towards_Cycleaccurate_Simulation_of_xBGAS.mp4.wav.png)
Towards xBGAS on CHERI: Examining the Benefits of a Secure Distributed Architecture - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Towards_xBGAS_on_CHERI_Examining_the_Benefits_of_a_Secure_Distributed_Architecture.mp4.wav.png)
Artifact Evaluation for the Field Programmable Gate Array Community - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Artifact_Evaluation_for_the_Field_Programmable_Gate_Array_Community.mp4.wav.png)
Chisel 6 and beyond - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Chisel_6_and_beyond.mp4.wav.png)
MRPHS: Enabling Transaction-level Deductive Formal Verification Through PDVL - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/MRPHS_Enabling_Transactionlevel_Deductive_Formal_Verification_Through_PDVL.mp4.wav.png)
Architecture 2.0: Toward Open Source Foundation Models and Datasets for Hardware Design - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Architecture_20_Toward_Open_Source_Foundation_Models_and_Datasets_for_Hardware_Design.mp4.wav.png)
Riding The Wave: Building Wave Pipelines in FPGAs - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Riding_The_Wave_Building_Wave_Pipelines_in_FPGAs.mp4.wav.png)
Giving Students A Byte of Open-Source: Advancing Hardware Education - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Giving_Students_A_Byte_of_OpenSource_Advancing_Hardware_Education.mp4.wav.png)
Open-source resources for learning the Bluespec HL-HDLs - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Opensource_resources_for_learning_the_Bluespec_HLHDLs.mp4.wav.png)
PyHDL-IF: An Easy-to-Use Python/HDL Cross-Calling Interface - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/PyHDLIF_An_EasytoUse_PythonHDL_CrossCalling_Interface.mp4.wav.png)
CitizenSilicon: towards an open-source Czochralski furnace for Si growth - 0
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/CitizenSilicon_towards_an_opensource_Czochralski_furnace_for_Si_growth.mp4.wav.png)
canceled
Application of AI-computer vision based software - 0
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Application_of_AIcomputer_vision_based_software.mp4.wav.png)
canceled
Building an Ecosystem for Hardware Generators - 0
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Building_an_Ecosystem_for_Hardware_Generators.mp4.wav.png)
canceled
Tim's Silicon Presentations - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Tims_Silicon_Presentations.mp4.wav.png)
Surfer - An Extensible and Snappy Waveform Viewer - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Surfer_An_Extensible_and_Snappy_Waveform_Viewer.mp4.wav.png)
Clean up your EDA flows with tclint - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Clean_up_your_EDA_flows_with_tclint.mp4.wav.png)
enc error: No cutlist found.
Attempts to design hardware using dafny - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Attempts_to_design_hardware_using_dafny.mp4.wav.png)
Zeno: An Open-Source Scalable Capability-Based Secure Architecture - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Zeno_An_OpenSource_Scalable_CapabilityBased_Secure_Architecture.mp4.wav.png)
Accelerating Hardware Design with Custom GPTs - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Accelerating_Hardware_Design_with_Custom_GPTs.mp4.wav.png)
OSHHISS Open Source for Hybrid Hetrogenous Integrated Semiconductor Systems - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/OSHHISS_Open_Source_for_Hybrid_Hetrogenous_Integrated_Semiconductor_Systems.mp4.wav.png)
Where Community Powers Innovation - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Where_Community_Powers_Innovation.mp4.wav.png)
CoreScore like never before - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/CoreScore_like_never_before.mp4.wav.png)
ChipWhisperer: Past & Future of a FPGA-based Research Tool - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/ChipWhisperer_Past_Future_of_a_FPGAbased_Research_Tool.mp4.wav.png)
clock - 0
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/clock.mp4.wav.png)
Open source RTL verification with Verilator - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Open_source_RTL_verification_with_Verilator.mp4.wav.png)
Sonata: A development platform to enable exploring the use of CHERI for embedded applications - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Sonata_A_development_platform_to_enable_exploring_the_use_of_CHERI_for_embedded_applications.mp4.wav.png)
Transparent Checkpointing for Fault Tolerance in RISC-V - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Transparent_Checkpointing_for_Fault_Tolerance_in_RISCV.mp4.wav.png)
HDLAgent, Enhancing Hardware Language in the age of LLMs - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/HDLAgent_Enhancing_Hardware_Language_in_the_age_of_LLMs.mp4.wav.png)
Spade: An HDL Inspired By Modern Software Languages - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Spade_An_HDL_Inspired_By_Modern_Software_Languages.mp4.wav.png)
Switchboard: Calling All Hardware Models - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Switchboard_Calling_All_Hardware_Models.mp4.wav.png)
From an Open-Source ISA to Open-Source HW to Open-Source Silicon - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/From_an_OpenSource_ISA_to_OpenSource_HW_to_OpenSource_Silicon.mp4.wav.png)
Open Source Hardware: Hacking Silicon for Fun (instead of profit) - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Open_Source_Hardware_Hacking_Silicon_for_Fun_instead_of_profit.mp4.wav.png)
A History of TL-Verilog Google Summer of Code Projects under FOSSi Foundation - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/A_History_of_TLVerilog_Google_Summer_of_Code_Projects_under_FOSSi_Foundation.mp4.wav.png)
UMI: Universal Memory Interface - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/UMI_Universal_Memory_Interface.mp4.wav.png)
ABC: The Way It Should Have Been Designed - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/ABC_The_Way_It_Should_Have_Been_Designed.mp4.wav.png)
BYOL (Build Your Own Linter) – UVMLint for IEEE-UVM core code development - 0
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/BYOL_Build_Your_Own_Linter_UVMLint_for_IEEEUVM_core_code_development.mp4.wav.png)
Beyond EDA lies Edalize - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Beyond_EDA_lies_Edalize.mp4.wav.png)
RF Front-end receiver design for 2.4GH/5GHz WiFi application - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/RF_Frontend_receiver_design_for_24GH5GHz_WiFi_application.mp4.wav.png)
CACE Study: Open source analog and mixed-signal design flow - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/CACE_Study_Open_source_analog_and_mixedsignal_design_flow.mp4.wav.png)
IHP Open Source PDK: Announcement, Setup, Current State and Experiences, and look ahead - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/IHP_Open_Source_PDK_Announcement_Setup_Current_State_and_Experiences_and_look_ahead.mp4.wav.png)
Tiny Tapeout: custom silicon open to all - 10
![cooked audio](https://veyepar.nextdayvideo.com/Videos/veyepar//fossi/latch_2024/web/cooked/mp4/Tiny_Tapeout_custom_silicon_open_to_all.mp4.wav.png)
Veyepar Video Eyeball Processor and Review