Hi user
Admin Login:

Caster: An Open-source E-Ink Controller - 10

cooked audio

Teaching Modern EDA using a Tapeout-Centric University Course - 10

cooked audio

CedarEDA for open source silicon - 10

cooked audio

Cohort: Software-Oriented Acceleration for You, Me, and Our Heterogeneous SoCs - 10

cooked audio

Towards Cycle-accurate Simulation of xBGAS - 10

cooked audio

Towards xBGAS on CHERI: Examining the Benefits of a Secure Distributed Architecture - 10

cooked audio

Artifact Evaluation for the Field Programmable Gate Array Community - 10

cooked audio

Chisel 6 and beyond - 10

cooked audio

MRPHS: Enabling Transaction-level Deductive Formal Verification Through PDVL - 10

cooked audio

Architecture 2.0: Toward Open Source Foundation Models and Datasets for Hardware Design - 10

cooked audio

Riding The Wave: Building Wave Pipelines in FPGAs - 10

cooked audio

Giving Students A Byte of Open-Source: Advancing Hardware Education - 10

cooked audio

Open-source resources for learning the Bluespec HL-HDLs - 10

cooked audio

PyHDL-IF: An Easy-to-Use Python/HDL Cross-Calling Interface - 10

cooked audio

CitizenSilicon: towards an open-source Czochralski furnace for Si growth - 0

cooked audio

canceled

Application of AI-computer vision based software - 0

cooked audio

canceled

Building an Ecosystem for Hardware Generators - 0

cooked audio

canceled

Tim's Silicon Presentations - 10

cooked audio

Surfer - An Extensible and Snappy Waveform Viewer - 10

cooked audio

Clean up your EDA flows with tclint - 10

cooked audio

enc error: No cutlist found.

Attempts to design hardware using dafny - 10

cooked audio

Zeno: An Open-Source Scalable Capability-Based Secure Architecture - 10

cooked audio

Accelerating Hardware Design with Custom GPTs - 10

cooked audio

OSHHISS Open Source for Hybrid Hetrogenous Integrated Semiconductor Systems - 10

cooked audio

Where Community Powers Innovation - 10

cooked audio

CoreScore like never before - 10

cooked audio

ChipWhisperer: Past & Future of a FPGA-based Research Tool - 10

cooked audio

clock - 0

cooked audio

Open source RTL verification with Verilator - 10

cooked audio

Sonata: A development platform to enable exploring the use of CHERI for embedded applications - 10

cooked audio

Transparent Checkpointing for Fault Tolerance in RISC-V - 10

cooked audio

HDLAgent, Enhancing Hardware Language in the age of LLMs - 10

cooked audio

Spade: An HDL Inspired By Modern Software Languages - 10

cooked audio

Switchboard: Calling All Hardware Models - 10

cooked audio

From an Open-Source ISA to Open-Source HW to Open-Source Silicon - 10

cooked audio

Open Source Hardware: Hacking Silicon for Fun (instead of profit) - 10

cooked audio

A History of TL-Verilog Google Summer of Code Projects under FOSSi Foundation - 10

cooked audio

UMI: Universal Memory Interface - 10

cooked audio

ABC: The Way It Should Have Been Designed - 10

cooked audio

BYOL (Build Your Own Linter) – UVMLint for IEEE-UVM core code development - 0

cooked audio

Beyond EDA lies Edalize - 10

cooked audio

RF Front-end receiver design for 2.4GH/5GHz WiFi application - 10

cooked audio

CACE Study: Open source analog and mixed-signal design flow - 10

cooked audio

IHP Open Source PDK: Announcement, Setup, Current State and Experiences, and look ahead - 10

cooked audio

Tiny Tapeout: custom silicon open to all - 10

cooked audio


Veyepar Video Eyeball Processor and Review