veyepar: Riding The Wave: Building Wave Pipelines in FPGAs

Author(s):	Rice Shelley
Location	b45r230
Date	apr Fri 19	Days Raw Files
Start	14:40	First Raw Start	14:24
Duration	00:20:00	Offset	0:15:38
End	15:00	Last Raw End	15:24
Chapters	00:00 0:00:03 0:07:01 0:15:49
Total cuts_time	19 min.

https://fossi-foundation.org/latch-up/2024
raw-playlist raw-mp4-playlist encoded-files-playlist host archive mp4 svg png

assets release.pdf Riding_The_Wave_Building_Wave_Pipelines_in_FPGAs.json
logs
Admin: episode episode list cut list raw files day marks day marks day image_files

State:

Locked:

clear this to unlock

Locked by:

user/process that locked.

Start:

initially scheduled time from master, adjusted to match reality

Duration:

length in hh:mm:ss

Name:

Video Title (shows in video search results)

Emails:

email(s) of the presenter(s)

Released:

has someone authorised pubication

Normalise:

Channelcopy:

m=mono, 01=copy left to right, 10=right to left, 00=ignore.

Thumbnail:

filename.png

Description:

markdown

Wave pipelining is an unconventional digital design technique that offers a novel approach to data processing in FPGA designs. Unlike traditional pipelines, wave pipelines allow the fmax of a combinational logic block to be limited not by its maximum delay but by the difference between the maximum and minimum delays. This approach involves applying a new set of operands to the input of a combinational logic block before the current set of operands appears at its output, enabling multiple "waves" of data to travel through the circuit simultaneously. This talk will explore the construction and optimization of wave pipelines in FPGAs, focusing on leveraging SpinalHDL and manual placement techniques. We will begin by summarizing existing research and comparing our results to a classical pipeline, highlighting the advantages of wave pipelines. We will then delve into the specifics of our construction, detailing how manual placement techniques were used to fine-tune the design. A project for testing wave pipelines will be provided along with an example multiplier wave pipeline. Designing wave pipelines in FPGAs offers the opportunity to gain familiarity with a specific FPGAs architecture, timing analysis, and outside the box thinking in FPGA development. Whether you're new to FPGA development or an experienced designer, this talk will provide valuable insights into building efficient and high-performance wave pipelines in FPGAs.

Comment:

production notes